blob: a90b4f2415d8a4e2c87092ed5a1f3b234b66cd4a (
plain)
1
2
3
4
5
6
7
8
9
10
|
set(VCPKG_TARGET_ARCHITECTURE arm64)
set(VCPKG_CRT_LINKAGE dynamic)
set(VCPKG_LIBRARY_LINKAGE dynamic)
set(VCPKG_ENV_PASSTHROUGH PATH)
set(VCPKG_CMAKE_SYSTEM_NAME MinGW)
set(VCPKG_POLICY_DLLS_WITHOUT_LIBS enabled)
if(PORT STREQUAL "szip")
set(VCPKG_POLICY_SKIP_ARCHITECTURE_CHECK enabled)
endif()
|